DACSYNC PAGE 1

1 ;\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

2 ;

3 ; Author : ADI - Apps www.analog.com/MicroConverter

4 ;

5 ; Date : 28 May 1999

6 ;

7 ; File : DACsync.asm

8 ;

9 ; Hardware : ADuC812

10 ;

11 ; Description : Outputs sine waves on DAC0 and DAC1 at 400Hz.

12 ; Output signals are in quadrature with eachother,

13 ; DAC1 leading DAC0 by 90 degrees. the SYNC bit is

14 ; used to ensure that both DAC outputs update

15 ; simultaneously thus avoiding a phase error of 0.625

16 ; degrees.

17 ; Rate calculations assume an 11.0592MHz Mclk.

18 ;

19 ;\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

20

21 $MOD812 ; Use 8052&ADuC812 predefined symbols

22

00B4 23 LED EQU P3.4 ; P3.4 drives red LED on eval board

24

25 ;\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

26 ; BEGINNING OF CODE

---- 27 CSEG

28

0000 29 ORG 0000h

30

0000 75FD1F 31 MOV DACCON,#01Fh ; both DACs on,12bit,asynchronous

0003 75FA08 32 MOV DAC0H,#008h

0006 75F900 33 MOV DAC0L,#000h ; DAC0 to mid-scale

0009 75FC0F 34 MOV DAC1H,#00Fh

000C 75FBFF 35 MOV DAC1L,#0FFh ; DAC1 to full-scale

36

000F 901000 37 MOV DPTR,#TABLE

38

0012 53FDFB 39 STEP: ANL DACCON,#0FBh ; clear SYNC bit 3

40

0015 E4 41 CLR A ; 1

0016 93 42 MOVC A,@A+DPTR ; get high byte for mainDAC.. 2

0017 F5FA 43 MOV DAC0H,A ; ..and move it into DAC0 register 1

0019 7420 44 MOV A,#020h ; offset by 90deg for quadratureDAC 1

001B 93 45 MOVC A,@A+DPTR ; get high byte for quadratureDAC.. 2

001C F5FC 46 MOV DAC1H,A ; ..and move it into DAC1 register 1

001E A3 47 INC DPTR ; move on to get low bytes 2

48

001F E4 49 CLR A ; 1

0020 93 50 MOVC A,@A+DPTR ; get low byte for mainDAC.. 2

0021 F5F9 51 MOV DAC0L,A ; ..and update DAC0 1

0023 7420 52 MOV A,#020h ; offset by 90deg for quadratureDAC 1

0025 93 53 MOVC A,@A+DPTR ; get low byte for quadratureDAC.. 2

0026 F5FB 54 MOV DAC1L,A ; ..and update DAC1 1

0028 A3 55 INC DPTR ; move on for next data point 2

56

0029 43FD04 57 ORL DACCON,#004h ; set SYNC bit 3

58

DACSYNC PAGE 2

002C 53827F 59 ANL DPL,#07Fh ; wrap around at end of table 2

60

002F E5FA 61 MOV A,DAC0H ; 1

0031 A2E3 62 MOV C,ACC.3 ; MSB of DAC0 value 1

0033 92B4 63 MOV LED,C ; LED = MSB of DAC0 2

64

0035 00 65 NOP ; 1

0036 00 66 NOP ; 1

67

0037 80D9 68 JMP STEP ; 2

69

70 ; numbers at right in the above loop represent the number of machine

71 ; cycles for each instruction. the complete loop takes exactly 36

72 ; machine cycles. with an 11.0592MHz master clock, a machine cycle

73 ; is 1.085us, so the above loop takes 39.06us to update each data

74 ; point. since there are 64 data points in the below sine lookup

75 ; table, this results in a 2.50ms period, i.e. a 400Hz frequency.

76

77 ;\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

78 ; SINE LOOKUP TABLE

1000 79 ORG 01000h

80

1000 81 TABLE:

82

1000 07FF 83 DB 007h, 0FFh

1002 08C8 84 DB 008h, 0C8h

1004 098E 85 DB 009h, 08Eh

1006 0A51 86 DB 00Ah, 051h

1008 0B0F 87 DB 00Bh, 00Fh

100A 0BC4 88 DB 00Bh, 0C4h

100C 0C71 89 DB 00Ch, 071h

100E 0D12 90 DB 00Dh, 012h

1010 0DA7 91 DB 00Dh, 0A7h

1012 0E2E 92 DB 00Eh, 02Eh

1014 0EA5 93 DB 00Eh, 0A5h

1016 0F0D 94 DB 00Fh, 00Dh

1018 0F63 95 DB 00Fh, 063h

101A 0FA6 96 DB 00Fh, 0A6h

101C 0FD7 97 DB 00Fh, 0D7h

101E 0FF5 98 DB 00Fh, 0F5h

1020 0FFF 99 DB 00Fh, 0FFh

1022 0FF5 100 DB 00Fh, 0F5h

1024 0FD7 101 DB 00Fh, 0D7h

1026 0FA6 102 DB 00Fh, 0A6h

1028 0F63 103 DB 00Fh, 063h

102A 0F0D 104 DB 00Fh, 00Dh

102C 0EA5 105 DB 00Eh, 0A5h

102E 0E2E 106 DB 00Eh, 02Eh

1030 0DA7 107 DB 00Dh, 0A7h

1032 0D12 108 DB 00Dh, 012h

1034 0C71 109 DB 00Ch, 071h

1036 0BC4 110 DB 00Bh, 0C4h

1038 0B0F 111 DB 00Bh, 00Fh

103A 0A51 112 DB 00Ah, 051h

103C 098E 113 DB 009h, 08Eh

103E 08C8 114 DB 008h, 0C8h

1040 07FF 115 DB 007h, 0FFh

1042 0736 116 DB 007h, 036h

DACSYNC PAGE 3

1044 0670 117 DB 006h, 070h

1046 05AD 118 DB 005h, 0ADh

1048 04EF 119 DB 004h, 0EFh

104A 043A 120 DB 004h, 03Ah

104C 038D 121 DB 003h, 08Dh

104E 02EC 122 DB 002h, 0ECh

1050 0257 123 DB 002h, 057h

1052 01D0 124 DB 001h, 0D0h

1054 0159 125 DB 001h, 059h

1056 00F1 126 DB 000h, 0F1h

1058 009B 127 DB 000h, 09Bh

105A 0058 128 DB 000h, 058h

105C 0027 129 DB 000h, 027h

105E 0009 130 DB 000h, 009h

1060 0000 131 DB 000h, 000h

1062 0009 132 DB 000h, 009h

1064 0027 133 DB 000h, 027h

1066 0058 134 DB 000h, 058h

1068 009B 135 DB 000h, 09Bh

106A 00F1 136 DB 000h, 0F1h

106C 0159 137 DB 001h, 059h

106E 01D0 138 DB 001h, 0D0h

1070 0257 139 DB 002h, 057h

1072 02EC 140 DB 002h, 0ECh

1074 038D 141 DB 003h, 08Dh

1076 043A 142 DB 004h, 03Ah

1078 04EF 143 DB 004h, 0EFh

107A 05AD 144 DB 005h, 0ADh

107C 0670 145 DB 006h, 070h

107E 0736 146 DB 007h, 036h ; end of table

147

1080 07FF 148 DB 007h, 0FFh ; repeat first 90degrees for quadratureDAC

1082 08C8 149 DB 008h, 0C8h

1084 098E 150 DB 009h, 08Eh

1086 0A51 151 DB 00Ah, 051h

1088 0B0F 152 DB 00Bh, 00Fh

108A 0BC4 153 DB 00Bh, 0C4h

108C 0C71 154 DB 00Ch, 071h

108E 0D12 155 DB 00Dh, 012h

1090 0DA7 156 DB 00Dh, 0A7h

1092 0E2E 157 DB 00Eh, 02Eh

1094 0EA5 158 DB 00Eh, 0A5h

1096 0F0D 159 DB 00Fh, 00Dh

1098 0F63 160 DB 00Fh, 063h

109A 0FA6 161 DB 00Fh, 0A6h

109C 0FD7 162 DB 00Fh, 0D7h

109E 0FF5 163 DB 00Fh, 0F5h

10A0 0FFF 164 DB 00Fh, 0FFh

165

166 ;\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

167

168 END

VERSION 1.2h ASSEMBLY COMPLETE, 0 ERRORS FOUND

DACSYNC PAGE 4

ACC. . . . . . . . . . . . . . . D ADDR 00E0H PREDEFINED

DAC0H. . . . . . . . . . . . . . D ADDR 00FAH PREDEFINED

DAC0L. . . . . . . . . . . . . . D ADDR 00F9H PREDEFINED

DAC1H. . . . . . . . . . . . . . D ADDR 00FCH PREDEFINED

DAC1L. . . . . . . . . . . . . . D ADDR 00FBH PREDEFINED

DACCON . . . . . . . . . . . . . D ADDR 00FDH PREDEFINED

DPL. . . . . . . . . . . . . . . D ADDR 0082H PREDEFINED

LED. . . . . . . . . . . . . . . NUMB 00B4H

P3 . . . . . . . . . . . . . . . D ADDR 00B0H PREDEFINED

STEP . . . . . . . . . . . . . . C ADDR 0012H

TABLE. . . . . . . . . . . . . . C ADDR 1000H